

### **Amendment to the claims**

Please cancel claims 7 and 18-20, amend claims 1, 8-11, 13 and 14, and add new claim 21 as shown in the following listing of claims. This listing of  
5 claims will replace all prior versions, and listings, of claims in the application.

- 1 1. (currently amended) A memory device comprising:
  - 2 a. a memory having at least two predetermined register memory
  - 3 sections addressable by respective address ranges;
  - 4 b. at least one access port for providing access to said memory; ~~and~~
  - 5 c. access control means for addressing said memory so as to
  - 6 operate said register memory sections as shift registers and to map shift register
  - 7 accesses of said at least one access port to predetermined addresses in a global
  - 8 address space of said memory, said control means being external to said memory
  - 9 and being configured to generate memory addresses for writing to and reading
  - 10 from said memory, and
  - 11 d. a buffer memory connectable to said at least one access port and
  - 12 to said memory, wherein a line width of said buffer memory and said memory is
  - 13 selected to be greater or equal the data width of said at least one access port
  - 14 multiplied by the sum of read accesses and write accesses per cycle.
- 1 2. (previously presented) A device according to claim 1, wherein said access  
2 control means comprises at least one address counter.
- 1 3. (previously presented) A device according to claim 1, wherein said address  
2 ranges comprise overlapping regions of a predetermined size.
- 1 4. (previously presented) A device according to claim 1, wherein said at least  
2 one access port provides access to a plurality of data sources for writing data to  
3 respective ones of said register memory sections, and to a plurality of data  
4 processing devices for reading data from said register memory sections.

1 5. (previously presented) A device according to claim 4, wherein said access  
2 control means is arranged to provide alternate access for said data sources and  
3 said data processing devices.

1 6. (previously presented) A device according to claim 4, wherein data source  
2 accesses are controlled to cycle through said global address space, and processing  
3 device accesses are controlled to cycle through the address range of a respective  
4 register memory section.

1 7. (canceled).

1 8. (currently amended) A device according to claim 1 [[7]], wherein said  
2 memory is a single-port memory.

1 9. (currently amended) A device according to claim 1 [[7]], wherein said at  
2 least one access port comprises a plurality of write ports and a plurality of read  
3 ports, wherein the number of write ports differs from the number of read ports.

1 10. (currently amended) A device according to claim 1 [[7]], wherein said  
2 buffer memory is arranged to buffer read and write accesses of said at least one  
3 access port.

1 11. (currently amended) A device according to claim 1 [[7]], wherein said  
2 address control means comprises address translation means for aligning addresses  
3 relating to said read accesses in such a way that they fit to said line width.

1 12. (previously presented) A device according to claim 11, wherein said  
2 address translation means comprises a look-up table.

1 13. (currently amended) A device according to claim 1 [[7]], wherein said  
2 access control means is adapted to transfer write accesses to said buffer memory  
3 until it is full, and to write one memory line when said buffer memory is full.

1 14. (currently amended) A device according to claim 1 [[7]], wherein said  
2 address control means is adapted to align read accesses in such a way that a block  
3 of said line width is read all the time.

1 15. (previously presented) A device according to claim 1, wherein said at least  
2 two predetermined register memory sections are operated as FIFO memory  
3 sections.

1 16. (previously presented) A demultiplexing device for demultiplexing a  
2 plurality of input data streams and supplying demultiplexed data streams to a  
3 plurality of data processing units, said input data streams being supplied to a  
4 memory device, said memory device comprising:  
5 a memory having at least two predetermined register memory  
6 sections addressable by respective address ranges;  
7 at least one access port for providing access to said memory; and  
8 access control means for addressing said memory so as to operate  
9 said register memory sections as shift registers and to map shift register accesses  
10 of said at least one access port to predetermined addresses in a global address  
11 space of said memory,  
12 wherein said demultiplexing device comprises a PRML-based  
13 interleaver functionality.

1 17. (canceled).

1 18. (canceled).

1 19. (canceled).

1 20. (canceled).

1     21.     (new) A multiplexing device for multiplexing data streams supplied from a  
2     plurality of data processing units, and for generating multiplexed output data  
3     streams, said data streams being supplied to a memory device, said memory  
4     device comprising:  
5             a memory having at least two predetermined register memory  
6     sections addressable by respective address ranges;  
7             at least one access port for providing access to said memory; and  
8             access control means for addressing said memory so as to operate  
9     said register memory sections as shift registers and to map shift register accesses  
10    of said at least one access port to predetermined addresses in a global address  
11    space of said memory,  
12             wherein said multiplexing device comprises a PRML-based de-  
13    interleaver functionality.